In this paper, a state of the art TDR with a rise time of 9ps was employed in the characterization of multi-layer ball-grid array (BGA) or land-grid array (LGA) packages. The hardware used for 9ps rising time was the Picosecond Pulse Lab's 4022 Source Enhancement Module that reduces a standard TDR rise time of 35-40ps to 9ps. The high-resolution TDR can clearly indicates a root cause of a multi-layer package signal integrity problem (impedance mismatching) in vertical transitions consisting of vias and planes which cannot be observed with a conventional TDR. In addition, due to its highresolution, it was observed that the size of characteristic impedance testing transmission lines can be significantly scaled down. For example, a minimum length of 15-20 mm long transmission lines with a standard TDR can be reduced down to 3-4mm long for 9ps TDR. Using the TDR waveforms, reflection loss S11 (dB) was computed using direct convolution method and short-open-load (SOL) calibration method. The resulting (TDR generated) S11 agrees excellently with direct vector network analyzer (VNA) measurements up to 50 GHz which is the highest frequency available with Agilent 8364A.
INTRODUCTION
Time domain reflectometry (TDR) has been used for the analysis of traces on dielectric substrates of packages. The analysis is typically performed by measuring characteristic impedances or by observing signal profile to detect failure mechanisms of various transmission lines. In addition, some extended applications of TDR on interconnects (transmission channels containing connectors and via structures) show impedance variations as a function of time. This can be a quite useful tool for the high-speed interconnect design and validation. However, when it comes to package design and validation, the resolution of conventional TDR is not sufficient to analyze vertical via effects in multi-layer chip-carrier packages whose thicknesses are about 1mm. It is especially true when the package design validation is performed as standalone i.e. without assembly of the package on an evaluation PCB. In this paper, we referred the case as "open-ended" measurement. To increase the resolution, the rise time needs to be decreased but that requires hardware reconfiguration in both the incident pulse generator and the sampling head of the reflected signal which can be costly. Another option would be a software enhancement using normalization or calibration algorithm to compensate for the loss due to cables and fixtures. However, this method is available only in Agilent TDR and showed limitation due to the fact that it boosts not only the signal level but also the noise level of the system [1] . It was found that Agilent 54754 TDR/TDT plug-in module along with Agilent normalization scheme can reduce 40ps rising time to about 20-25ps rising time depending on microprobe pitch when groundsignal-ground (GSG) configurations were used in the measurement setup.
In this paper, a state of the art TDR with a rise time of 9ps was employed in the characterization of multi-layer BGA/LGA packages and its time waveforms were converted into frequency domain to validate its equivalent performance to 50 GHz VNA. The hardware used for 9ps rising time was the Picosecond Pulse Lab's 4022 Source Enhancement Module that reduces a standard TDR rise time of 20-40ps to 9ps [2] . As for the sampling unit, Agilent 86118A 70 GHz bandwidth plug-in was used. It should be mentioned that the direct output waveform of 9ps module contains too much aberration and could not be applied directly to device under test (DUT) as it is. Agilent supports external single channel normalization which uses short and load calibration standards to remove systematic error and provides sufficient accuracy in most cases. However, Agilent does not support external dual channel normalization that can be either common or differential normalization. The aim of this study has been be the development of a dual channel external normalization but at this point we have developed only a single channel time domain short, open and load (SOL) calibration algorithm and single-port S-parameter computation software [3] . The calibrated step pulse resulting from aforementioned algorithm provided 4-5 times higher resolution reflected signals than conventional TDRs. This paper demonstrated that the 9ps TDR along with a calibration method can be an excellent diagnostic and design validation tool for a multi-layer package whose physical vertical height is less than 1 mm.
DEVELOPMENT OF 9PS TDR MEASURMENT SETUP
The clean and fast edge rate of Agilent TDR is about 20-25ps with their normalization processing. Recently, Picosecond Pulse Lab (PSPL) introduced source enhancement module, model number 4022, which can decrease the pulse rising time to 9ps. To enhance resolution of actual TDR/T or to detect 9ps TDR/T, Agilent high-speed 86118A sampling plugin module is also required as TDR/T sampling receiver. Figure  1 shows 9ps TDR setup and probing solutions. As in VNA, the time domain TDR/T requires to be calibrated before actual device-under-test (DUT) measurements to reduce systematical errors and uncertainties due to fixtures and cables. The calibration of 9ps TDR has been done in two ways. One is direct convolution and the other is using SOL calibration. The direct convolution is done using (1) where tdr V , short V and load V are frequency domain data transformed from TDR reflected, short and load standard waveforms. Note that the subtracting the load waveform, a port calibration is accomplished. In fact this is simplified version of Agilent Normalization without the digital filter and can be also understood as a simplified version of a full 1-port calibration when the source impedance match term is zero. Another calibration is done using the well known 1-port full calibration procedure for VNA. This method includes the source impedance matching error term; therefore, it is expected to give a better accuracy than the direct convolution method. Using the one port error model in [3] , S11 can be calculated as (2) where the three error terms D E , R E and S E can be solved from following equation: To calculate discrete Fourier transform (DFT) of the sampled waveforms (referred to as step-like function), we used the following equation in [4] .
where t ∆ is the sampling interval, The frequency resolution is thus t N∆ 1 which is in GHz range for a typical sample length and sample rate. The DFT method given here actually specifies an estimate for the sample value outside of the time window to be equal to the last sample. Therefore, it requires that the sample time to be long enough to reach a steady state.
PACKAGE VALIDATION USING 9PS TDR
Typical design validation would be done using an evaluation PCB where a designed package is assembled. The measurements can be done from the topside of the package to the short section of PCB trace escaped from the bottom of the package in terms of either TDR/T or S-parameters. However, in this study, open-ended measurements were used to fully utilize 9ps TDR which does not require additional PCB. Figure 2 shows a typical package stack-up for a chip-carrier. Any signal path consists of a transmission line, typically located on a surface layer, and a vertical via transition whose physical length is less than 1mm. Signal integrity issues arise due to mainly vertical via transitions consisting of a long platethrough-hole (PTH) via, micro vias, and multi-layers of Figure 3-(a) shows the surface layer where two microstrip lines of 58um width and 26um width are located on and six single-ended vertical IO signal probing pads are also placed on. Figure 3-(b) is the collection of each layer snap shot taken below the core layer. From the surface layer to the topside of core layer, all the anti-pad designs are the same. The signal channels of CH1 through CH3 are designed to have different anti-pad size than CH4 through CH6. The different anti-pad designs result in different capacitive parasitic, because the capacitances are function of separation distances between the signal paths and crossing planes. Figure 4 shows 9ps TDR waveforms for 50ohm microstrip line (blue) and 68ohm microstrip line (green) along with other six vertical IO channels. If the source impedance is 50ohms and traces are routed with 58um microstrip lines, there would be no impedance mismatching on the surface layer. Therefore, the impedance discontinuities are to do with vertical transitions. Note that the microstrip impedance profiles are flat about 60ps duration even for a 7mm long microstrip line. Due to a fast rising time, open reflection (rapidly increasing impedance profile) does not impact much on the DUT response, while conventional TDR with 35-40ps rising time would show increasing slope due to open reflection if the DUT length is not long enough. It is clear that microstrip line impedance characterization structures do not need to be longer than 3-4mm (propagation time of 4*T r ) if 9ps TDR is used to measure their characteristic impedances. It is very interesting to see vertical channel waveforms. As can be expected, signals denoted as CH1-3 show almost the same impedance waveforms but they are clearly different than CH4-6 waveforms. Obviously, the larger anti-pads remove almost all the parasitic capacitances below core layers resulting in better impedance matching. The signals denoted as CH4-6 suffers double impedance mismatching due to two capacitances separated each other by a PTH inductance. The PTH impedance does not show any severe impedance offset from 50 ohms reference impedance meaning a thick 800um core is not a bottleneck for high-speed IO signal path at least for 9ps edge rate. From this study, it becomes clear that the root causes of impedance mismatching along the vertical via transition is rather due to capacitive parasitic and these can be reduced by increasing the size of anti-pads or the distance between signal and planes. In this study the anti-pad size has been increased to the same size of lands. Note that the second dip (below the core) is deeper and wider than the first one meaning more capacitive. This indicates that there is an additional capacitive parasitic below the PTH and this might be caused by a geometrical mismatching from a micro via to a large land in the signal path itself. 
With 40ps, the package is seen as one capacitance; therefore it is hard to identify what can go wrong inside of the package. In addition, there is no information regarding PTH which has been blamed for the cause of poor impedance mismatching.
Using the developed SOL calibration algorithm, 9ps TDR waveforms were measured and transformed into frequency domain for CH3 indicated in Fig.3 reflected signal  and the calibration standards (open, short and load) . Figure 6 gives the measured TDR waveforms for CH3 and accordingly converted S11 data in comparison with VNA measurement up to 50GHz. The sampling interval was 244.14 fs and total length was 1ns which produces 4096 samples. The converted S11 agrees very well with VNA measurement from DC to 50GHz. Difference between the two conversion methods is very small and occurs around 20GHz. Figure 7 demonstrates the TDR measurement and derived S11 for another signal channel (CH4) which has more capacitive parasitic along the path. The correlation with VNA measurement is good while the calibration method shows closer agreement with VNA data than direct convolution as expected. Typically VNA has over 100dB dynamic range while TDR system is limited by 30dB with multiple averaging. In this package application, the S11 has high return losses and their ranges are within 30dB ranges, therefore the use of 9ps TDR would be a valid choice. One drawback of TDR with openended package measurement is that it is hard to see the difference between two different designs (CH3 and CH4) in frequency domain. Insertion loss (S21) based on TDT will provide much clear comparisons in observing the impacts from two different designs. We noticed that there are several aspects deserving special care in practical TDR measurements since the 9ps TDR instrument can be in a situation where the signal level can be close to the noise level of a system. It is desired to collect the TDR/T waveforms and the short/open/load waveforms at one measurement setup and in short time. The sampling scope's long time stability is found to be much worse than VNA. The long time instability of the TDR instrument causes voltage drift and time base wander which may produce errors and they are difficult to compensate later. One needs to balance the horizontal scale with the sample length to allow the beginning and ending part of the sampled waveform to be settled. It is desired to keep the same position and vertical scale while capturing all the TDR/TDT the short/open/load/through waveforms. Also, adjusting vertical scale to nearly full range will get the highest signal to noise ratio. Finally, averaging helps reduce random noise in the vertical scale. However, excessive averaging will take too much measurement time. In this study, 256-point was selected.
Time domain comparison is also demonstrated with Figure 8 and Figure 9 for the CH3 and CH4, respectively. The rising edge correlates quite well with each other while some small discrepancies can be seen after the rising edge. The discrepancies correspond to mid-frequency range discrepancies in figure 6 and 7.
Figure 8.
Comparison between a direct 9ps TDR measurement and a step pulse response computed from 50GHz VNA measured data (CH3). Comparison between a direct 9ps TDR measurement and a step pulse response computed from 50GHz VNA measured data (CH4).
CONCLUSIONS
In this paper, a state of the art TDR with a rising time of 9ps was employed for the first time in the characterization of multi-layer BGA/LGA packages. The usefulness of the validation method for open-ended package measurement without an evaluation PCB was discussed. From the 9ps TDR measurements, the root causes of multi-layer package's signal integrity problems were identified. Previously, it has been claimed that the thick core PTH would be a source of impedance mismatching but 9ps TDR showed the real concerns and design efforts should be in capacitive parasitic existing between signal and planes. When the 9ps TDR setup was applied for characteristic impedance, the propagation time of the test structures to be only 4-5 times of its rising time. Therefore, the 50ohm microstrip line case, the required minimum length can be reduced down to 3-4mm long for 9ps TDR. Using the developed calibration method and step-like pulse DFT, reflection loss S11 (dB) was computed from 9ps TDR waveforms. The resulting TDR generated S11 was agree excellently with direct vector network analyzer (VNA) measurements up to 50 GHz.
